Multivariate signature belongs to Multivariate-Quadratic-Equations Public Key Cryptography (MPKC), which is secure to quantum computer attacks. Compared with RSA and ECC, it is required to speed up multivariate signature implementations. A high-speed hardware architecture for signature generations of a multivariate scheme is proposed in this paper. The main computations of signature generations of multivariate schemes are additions, multiplications, inversions, and solving systems of linear equations (LSEs) in a finite field. Thus, we improve the finite field multiplications via using composite field expression and design a finite field inversion via using binary trees. Besides, we improve solving LSEs in a finite field based on a variant algorithm of Gauss-Jordan elimination and use the XOR gates to compute additions. We implement the high-speed hardware architecture based on the above improvements on an Altera Stratix Field-Programmable Gate Array (FPGA), which shows that it takes only 90 clock cycles and 0.9 μs to generate a multivariate signature. The comparison shows that the hardware architecture is much faster than other implementations.
Introduction
Quantum technology has developed rapidly in recent years. Quantum computer is in a position to attack RSA [1] , ECC [2] , and other signature algorithms adopted by many chips due to the algorithm by Peter Shor [3] . Therefore, chip security is facing severe threats.
Fortunately, there are a few post-quantum candidates for signature chips, in which multivariate signature is included [4] . Multivariate signature belongs to Multivariate Quadratic Equations Public Key Cryptography (MPKC), which is secure to quantum computer attacks and general computer attacks [5, 6] . MPKC is first proposed by Matsumoto and Imai in the 1980s. During the past 30 years, various schemes of MPKC have been proposed , which includes Rainbow [28] , Unbalanced Oil-Vinegar (UOV) [29] , and Tame Transformation Signature (TTS) [30, 31] . Software and hardware implementations of multivariate signature schemes have been one of the topics of many researchers [33] [34] [35] [36] [37] [38] [39] [40] . enTTS belongs to the triangular family, which can be viewed as extensions of Tame Transformation Method (TTM) Among the existing enTTS schemes, enTTS (20, 28 ) is believed to be one of the fastest signature schemes, which works with 20 B hashes and 28 B signatures. Compared with the implementations of other public key cryptosystems, e.g., RSA and ECC, we need to speed up multivariate signature generations.
Some previous works of efficient implementations of multivariate signature schemes are as follows:
The work in [33] proposed a fast implementation of SFlash;
The work in [34] presented an efficient public key generation for multivariate cryptosystems;
In [35] , a minimized PKC of multivariate schemes on low-resource embedded systems was proposed;
In [36] , an efficient implementation of multivariate quadratic systems was presented;
A fast implementation of Rainbow signature generation was proposed in [37] ;
A high-speed hardware architecture based on Rainbow signature on Field-Programmable Gate Arrays (FPGAs) was proposed in [38] ;
For low area design, a multivariate signature FPGA processor was proposed in [39] ;
The work of [40] was a time-area optimized design, which showed that multivariate cryptosystems are more efficient than ECC.
Among such multivariate signature schemes, enTTS is a Tame-like multivariate public key cryptosystem [32] . Hardware implementations of TTS (including enTTS) signature are mainly proposed in [31, 35, 36, 39, 40] . Most of these implementations are focusing on area optimizations. The main computations during generations of enTTS signature are addition, multiplication, inversion, and solving Systems of Linear Equations (LSEs) in a finite field.
Thus, the main contributions of this paper are as follows. We improve the finite field multiplications via using composite field expression and design a finite field inversion based on binary trees described in [41] . Besides, we improve solving LSEs in a finite field based on the algorithm of Gauss-Jordan elimination and use the XOR gates to compute additions.
We implement the high-speed hardware architecture based on the above improvements on an Altera Stratix FPGA. The comparison shows that the hardware architecture is much faster than other implementations of public key cryptosystems.
We organize the rest of this paper as follows: the algorithm of multivariate scheme is introduced in Section 2; the high-speed hardware architecture for multivariate signature generations is given in Section 3; implementation results of the high-speed hardware architecture on FPGAs and comparisons with related cryptosystems are given in Section 4; Conclusions are summarized in Section 5.
Method
This study originates from a need to speed up signature generations of multivariate scheme, since the efficiency of implementations should be improved as a quantumresistance cryptosystems. Specifically, we propose a high-speed hardware architecture for multivariate scheme through improving finite field multiplications based on composite field expression, finite field inversions based on binary trees and solving LSEs based on the algorithm of Gauss-Jordan elimination.
We implement the high-speed hardware architecture based on the above improvements on an Altera Stratix FPGA and the comparison shows that the hardware architecture is much faster than other implementations.
The multivariate scheme, enTTS is employed to the architecture for hardware implementations of signature generations in a finite field. enTTS belongs to the triangular family, which can be viewed as extensions of Tame Transformation Method (TTM). enTTS is designed with a higher security level than TTS. We illustrate enTTS parameters in Table 1 .
We use GF( (2 4 ) 2 ) for implementation of enTTS, which is a composite field of GF(256). We suppose that y denotes the message (20 B) of multivariate scheme and y 0 , y 1 , …, y 19 denote each byte from the message, where y 0 , y 1 , …, y 19 are elements in GF(( 2 4 ) 2 ). We suppose that x denotes the signature (28 B) and x 0 , x 1 , …, x 27 denote each byte of the signature, where x 0 , x 1 , …, x 27 are elements in GF( (2 4 ) 2 ). The construction of this signature scheme uses affine transformation L 1 , central map transformation F, and affine transformation L 2 .
In order to sign a message, i.e., y(y 0 , y 1 , …, y 19 ), it is required to compute several steps for the following equation:
First, the following equation is required to solve:
1 is an invertible affine transformation with the following form:
A is a matrix with the size of 20 × 20, part of private keys of enTTS;
B is a vector with the size of 20, part of private keys of enTTS.
Then, yðy 0 ; y 1 ; …; y 19 Þ is the result of affine transformation L 1 , where y 0 ; y 1 ; …; y 19 are elements in GF(( 2 4 ) 2 ). Second, the following equation is required to solve:
The construction of central map transformation depends on a map with the following representation. 
We suppose that xðx 0 ; x 1 ; …; x 27 Þ denote the result of central map transformation F, where x 0 ; x 1 ; …; x 27 are elements in GF(( 2 4 ) 2 ). MQ polynomials f(f 0 , f 1 , …, f 19 ) are defined by the following equations:
p ij x j x 8þ iþ j ð Þ mod 9 ð Þ ; i ¼ 8; 9; …; 16; 
p ij are coefficients, part of private key. The MQ polynomials
can be divided into three groups:
Similarly, xðx 0 ; x 1 ; …; x 27 Þ are divided into four groups:
The first group variables of x, i.e., x 0 ; x 1 ; …; x 7 are randomly chosen and then the first group polynomials of f i , i.e., f 0 , f 1 , …, f 8 are evaluated.
Then, the second group variables of x are x 8 ; x 9 ; …; x 16 , and we solve the LSEs on such variables.
Next, we evaluate the second group polynomials of f i , i.e., f 9 , f 10 and solve the third group variables of x , i.e., x 17 ; x 18 .
Then, the third group polynomials of f i , i.e., f 11 , f 12 , …, f 19 are evaluated and we solve the LSEs on such variables of the fourth group variables of x, i.e., x 19 ; x 20 ; …; x 27 .
After that, the result of central map transformation F, i.e., xðx 0 ; x 1 ; …; x 27 Þ is computed.
Last, we solve the following equations based on the values of x 19 ; x 20 ; …; x 27 .
2 is an invertible affine transformation
C is a matrix with the size of 28 × 28, part of private keys of enTTS;
D is a vector with the size of 28, part of private keys of enTTS.
Finally, we have computed the signature of y(y 0 , y 1 , …, y 19 ), which is x(x 0 , x 1 , …, x 27 ).
3 A high-speed hardware architecture for multivariate signature
Overview of the hardware architecture
We choose enTTS (20,28) scheme described in Section 2 for hardware implementations in a composite field GF( (2 4 ) 2 ), where the size of message (hash value) is 20 B and the signature size is 28 B.
We illustrate the generation of a multivariate signature in Fig. 1 . It can be observed from Fig. 1 that the signature generations of multivariate scheme include seven steps:
(
1 is an invertible affine transformation with the following form.
A is a matrix with the size of 20 × 20. (2) Polynomial evaluation (first part F) First, we randomly choose the variables of x 0 ; x 1 ; …; x 7 , i.e., the first group variables of x.
Second, we evaluate the polynomials of f 0 , f 1 , …, f 8 , i.e., the first group polynomials of f i .
After that, this part of polynomial evaluation is performed via using additions and multiplications in a finite field.
(3) Solving (LSEs) in a finite field During the signature generations of multivariate scheme, it is required to perform solving LSEs twice with the same matrix of size 9 × 9.
First, for the second group variables of x, i.e., x 8 ; x 9 ; …; x 16 , we solve the LSEs on such variables.
Second, for the fourth group variables of x, i.e., x 19 ; x 20 ; …; x 27 , we solve the LSEs on such variables.
During this step, solving LSEs is performed via using a variant Gauss-Jordan elimination in a finite field.
(4) Polynomial evaluation (second part F) The third group variables of x, i.e., x 17 ; x 18 are solved by evaluating the second group polynomials of f i , i.e., f 9 , f 10 .
This part of polynomial evaluation is performed via using additions and multiplications in a finite field; (5) Polynomial evaluation (third part F) We evaluate the third group polynomials of f i , i.e., f 11 ,
This part of polynomial evaluation is performed via using additions and multiplications in a finite field.
is an affine transformation with the following form:
C: is a matrix with the size of 28 × 28. D is a vector with the size of 28. It can be observed that L −1 2 is performed via matrixvector multiplications and vector additions, where C and D are parts of private keys.
Our hardware architecture for the signature generation of multivariate scheme is depicted in Fig. 2 . It can be observed from Fig. 2 that the hardware architecture consists of adders, multipliers, inverter, parallel GaussJordan eliminator, polynomial evaluation, matrix vector multiplication, vector addition, polynomial evaluation, and processor components in a finite field, where only the first four components are computing components and the others are logical components.
Performance evaluation of irreducible polynomial in composite fields
Irreducible polynomials in composite fields are involved in the additions, multiplications, and other operations during signature generations. Thus, the performance evaluation of the irreducible polynomial in the composite field GF( (2 4 ) 2 ) is very critical for the implementation of high-speed hardware architecture of multivariate scheme.
We suppose that q(x) denotes the irreducible polynomial in GF( (2 4 ) 2 ) , and it has the following form.
p 1 , p 0 are elements in GF(2 4 ). We suppose that p(x) denotes the irreducible polynomial in the subfield of GF( (2 4 ) 2 ), i.e., GF (2 4 ), and it has the following form:
p 3 , p 2 , p 1 are bits, i.e., 0 or 1. The performance of the multiplications and inversions has been evaluated based on such irreducible polynomials, respectively. q(x) = x 2 + x + 9 is chosen as the irreducible polynomials in GF ((2  4 ) 2 ) and p(x) = x 4 + x + 1 is chosen as the irreducible polynomials in the subfield GF(2 4 ).
Finite field adder
Let a(x) = a h x + a l and b(x) = b h x + b l be the elements in GF ((2  4 ) 2 ), where a h , a l , b h , and b l are elements in GF (2 4 ). Then the addition of a(x) and b(x) can be expressed as
Then, we suppose that c h , c l are elements in GF (2 4 ), and we can compute their values via the following expressions:
Thus, c(x) = c h x + c l is the addition result of a(x) and b(x).
Finite field multiplier
Let a(x) = a h x + a l and b(x) = b h x + b l be the elements in GF( (2 4 ) 2 ), where a h , a l , b h , and b l are elements in GF(2 4 ). Then the multiplication of a(x) and b(x) can be expressed as
We perform the polynomial multiplication and reduction module the irreducible polynomial q(x) = x 2 + x + 9. We suppose that c h and c l are elements in GF (2 4 ) , and we can compute their values via the following expressions:
It can be observed that the critical path of multiplication of two elements in GF( (2 4 ) 2 ) includes one multiplication, one constant multiplication, and one addition in GF (2 4 ).
p(x) is the irreducible polynomial in GF(2 4 ). Let aðxÞ ¼ P 3 i¼0 a i x i and bðxÞ ¼ P 3 i¼0 b i x i be elements in GF(2 4 ), a i , b i ∈ GF(2), and we suppose that
is the multiplication result of two elements, where c i ∈ GF(2). First, we compute v ij for i = 0, 1, …, 6and j = 0, 1, 2, 3 according to the following equation: 
Next, we compute S i for i = 0, 1, …, 6 by the following equation:
After that, we compute c i for i = 0, 1, 2, 3 by the following equation:
Finally, the multiplication result is
c i x i :
Multiplicative inverter
Let a(x) = a h x + a l and b(x) = b h x + b l be the elements in GF( (2 4 ) 2 ), where a h , a l , b h , and b l are elements in GF(2 4 ). We suppose that b(x) is the inverse of a(x). Then,
We use two binary trees for inversions in subfield GF(2 4 ), which are illustrated as follows: Each binary tree has four layers in GF(2 4 ); Root nodes are on the third layer; Each node has at most two child nodes, left node represents value of zero and right node represents value of one; Each child must either be a leaf or the root of another tree, each node has a father node when it is not a root node;
Each element in a finite field (except (0000) 2 and (0001) 2 ) has a unique traversal from root to leaf due to the fact that (0000) 2 has no inverse and the inverse of (0001) 2 is itself;
Each leaf is linked to another leaf. Figure 3 depicts the architecture for inversions in GF(2 4 ). Example 1. It can be observed from Fig. 4 , if it is required to inverse the element (0100) 2 , we search the binary tree from root nodes to leaf nodes, the path from n1 to n4 represents (0100) 2 . n4 is linked with n8, thus the path from n5 to n8 represents the inverse of (0100) 2 , i.e., (1001) 2 .
Parallel Gauss-Jordan eliminator
During central map transformation in signature generations, it is required to solve LSEs in a finite field twice with the same matrix size 9 × 9.
We adopt a parallel Gauss-Jordan elimination, which is depicted in Fig. 5 . It can solve a LSE with matrix size of 9 × 9. The parallel Gauss-Jordan eliminator solves systems of linear equations with 9 iterations, which is enhanced in the following directions:
First, exclusive adders are used in the parallel GaussJordan elimination based on the design described in Section 3.3;
Second, exclusive multipliers are used in the parallel Gauss-Jordan elimination based on the design described in Section 3.4;
Third, exclusive inverters are used in the parallel Gauss-Jordan elimination based on the design described in Section 3.5.
It can be observed from Fig. 4 , I, N l , and E kl are three kinds of cells in the architecture, where k = 1, 2, …, 9 and l = 1, 2, …, 10.
The I cell is used for multiplicative inversion in a finite field, which includes an exclusive inverter described in Section 3.5.
The N l cells are used for normalization of finite field elements, which includes exclusive multipliers described in Section 3.4.
The E kl cells are used for elimination of finite field elements, which includes exclusive adders and multipliers described in Sections 3.3 and 3.4.
In conclusion, the architecture includes one I cell, 9 N l cells, and 90 E lk cells and solves the LSEs within 9 clock cycles with the matrix size of 9 × 9.
Results
In this section, we investigate the performance of the high-speed hardware architecture for multivariate scheme through hardware implementations on an Altera Stratix FPGA. The implementation is programmed in the hardware programming language, Verilog.
The implementation of multivariate signature generations is illustrated in Table 2 , where the executing time for a signature generation of enTTS is 0.9 μs, the time frequency is 100 MHz, and the clock cycle is 90. It should be noted that, all of the results from implementations mentioned are extracted after place and route on the Altera Stratix FPGA.
We compare the high-speed hardware architecture with the related implementations of multivariate schemes and other public key schemes, which is depicted in Table 3 . The ECC cryptosystems proposed in [2] are efficient implementations and Rainbow cryptosystems proposed in [38] are fast implementations.
It can be observed from Table 3 that the high-speed hardware architecture is much faster than the related implementations of public key cryptosystems.
Conclusions
We propose a high-speed cryptographic architecture for hardware implementation of multivariate signature generations in this paper. The main computations of signature generations of multivariate scheme are multiplications, inversions, and solving LSEs in a finite field. Thus, we improve the finite field multiplications via using composite field expression and design a finite field inversion via using binary trees. Besides, we improve solving LSEs in a finite field based on the variant algorithm of Gauss-Jordan elimination. We implement the high-speed hardware architecture based on the above improvements on an Altera Stratix FPGA device. The implementation results show that the executing time for a signature generation of multivariate scheme is 0.9 μs, the time frequency is 100 MHz, and the clock cycle is 90. The comparison shows that the hardware architecture is much faster than other implementations. 
